Abstract-This paper describes the power dissipation analysis and the design of an efficiency-improved high-voltage class-D power amplifier. The amplifier adaptively regulates its switching frequency for optimal power efficiency across the full output power range. This is based on detecting the switching output node voltage level at the turn-on transition of the power switches. Implemented in a 0.14 m SOI BCD process, the amplifier achieves 93% efficiency at 45 W output power, % power efficiency down to 4.5 W output power and % efficiency down to 0.45 W output power.
I. INTRODUCTION
H IGH-VOLTAGE, high-power class-D amplifiers have gained popularity for audio amplification [1] - [6] . Their higher power efficiency compared to linear amplifiers enables the use of small or even no heat sinks when delivering full power. For the application area of piezoelectric-actuator drivers [7] , where the actuator loads are largely capacitive and the reactive power can go to several tens of Watts, class-D designs have also demonstrated very high peak efficiency [8] .
However, high power efficiency should be achieved at both maximum power and at average power. This is necessitated by the relatively high peak-to-average ratio of audio signals [9] . Consequently the average power level that the amplifier is typically operating at can be orders of magnitude lower than the maximum output power.
Aiming for optimized power efficiency across a certain output power range, the output transistor size [10] or the switching frequency [2] can be chosen for a tradeoff between low-and high-power efficiency. Fixing the transistor size and results in either the low-or high-power efficiency being suboptimal. Adaptive techniques for changing the power transistor size [11] or [12] , [13] have been proposed for further efficiency enhancement. However, the dynamic power stage activation in [11] is not suitable for high-voltage applications because the parasitic capacitance at the output node of the power stage is still present for the inactive part of the power stage, resulting in the same high switching loss. Varying according to the output current only [12] , [13] is also suboptimal since the actual power dissipation mechanisms are highly dependent on other circuit operating conditions such as the output inductor ripple current, as will be explained in the following section.
In this paper, we propose a switching frequency regulation technique that minimizes power dissipation from idle to maximum output power [14] . This is achieved by detecting the output switching node voltage level at the turn-on transition of the power switches. This information is directly related to the dissipation sources and is inherent for getting to the optimal and in turn minimal dissipation, independent of circuit operating conditions affecting the output inductor ripple current. Adding to [14] , the class-D power stage dissipation sources are analyzed and modeled in detail. Also, more detailed circuit implementations are discussed. In Section II we show a detailed modeling of the dissipation sources in a high-voltage class-D power stage. The proposed regulation for efficiency improvement is described in Section III. In Section IV, the topology and circuit realization is described. Section V discusses the measurement results and in Section VI the conclusions are drawn.
II. CLASS-D POWER STAGE DISSIPATION MODELLING
A basic class-D power stage topology is shown in Fig. 1 . Two N-type DMOSFETs are used as power switches and their on/off state is controlled by two gate driver circuits. Typically the maximum of the DMOSFETs is much higher than their , therefore the gate driver supply is much lower than the output stage supply . Here, we use the three-line ground symbol to represent the off-chip ground to distinguish it from the on-chip power ground PGND. This is because parasitic inductances exist between the on-chip and off-chip power supplies, and they also pose significant design challenges related to on-chip power supply bounce [1] , [6] , [8] . We choose a singleended power stage here because a dc bias voltage is required for the piezo-actuator load to deform bi-directionally [7] . The following dissipation analysis is also directed to this single-ended topology. Bridge-tied-load topologies can give different results, yet all of the dissipation sources listed here still apply.
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. The current flowing through the power inductor can be divided into two parts: the average load current within one switching cycle with value and the inductor ripple current with amplitude expressed as [15] (
where is the class-D switching frequency and D is the duty cycle. As we can see from (1) , is influenced by numerous circuit operating parameters. This makes the ratio between and also dependent on these parameters, yet the ratio is important for identifying the different dissipation contributions at changing output power levels, as will be discussed in the following subsections.
A. Class-D Power Stage Dissipation Sources
The main dissipation sources in a class-D power stage are listed in Table I . Among them, conduction loss is due to (assumed to be constant in this analysis) flowing through the on resistance of the power transistors and the equivalent series resistance of (2) Ripple loss is caused by the conduction in and , as well as the magnetic core loss in . Assuming is constant during one switching cycle with the triangle superimposed on it, the conduction loss contribution of can be expressed as (3) Here the coefficient for comes from the triangle wave nature of , compared to the constant used in in (2) .
There is also magnetic core loss, related to the hysteresis of the B-H loop of the inductor core material. This loss is the unrecoverable part of the energy required for the changing magnetization of the core material and is expressed as [16] (4) where is a constant for core material, is the core volume, is the power factor for and is a power factor for the changing magnetic flux density with amplitude . The changing magnetic field , which varies together with following the B-H curve, is directly proportional to . Thus, by adopting and as a simplified power factor [18] , (4) can be rewritten using as (5) where is the equivalent resistance for the core loss contribution. It is worth noting that even though is proportional to is still inversely proportional to , because is inversely proportional to according to (1) .
Further combining the -induced conduction loss (3) and magnetic core loss (5) yields (6) Gate driver loss results from charging/discharging the gate capacitance of when turning on/off. for and combined can be expressed as
where with the total gate capacitance of and . Total gate charge instead of the gate capacitance is adopted here for easier and more precise power loss calculation because the parasitic capacitances of a power MOSFET show large variations over changing bias conditions [19] . Both the capacitive loss and the switching loss are induced by the switching at the pulse-width-modulated (PWM) output node . With a high-voltage can be significant. Yet whether these two dissipation sources exist, depends on the switching waveforms and consequently on the amplitude, as will be discussed in detail in the following.
B. -Switching-Induced Power Loss Analysis
Depending on the inductor current direction and amplitude at the moment of switching, three switching types can be identified as follows (using low-to-high transitions for illustration).
1) Hard switching (HSw). As shown in Fig. 2 , the inductor current is flowing out of the power stage as is turned off at . During the dead time , when both and are kept off, has nowhere to go but through the body diode of . As a result, will stay near PGND. This remains until is turned on at when is finished. The switching transition only begins when the current in is large enough to provide the sum of three currents: 1.
for charging . 2. the reverse-recovery current [4] of the body-diode of , and 3. the inductor current . Of these currents that contribute to dissipation, the contribution can be expressed as (8) where when is on while is off. As for the contribution of and , the transition time from to is determined by the gate driver pull-up strength [8] and thus the -overlap part contributed by will be dependent on the gate driver design. To simplify the modeling of , we assume that the gate driver pull-up strength is sufficiently large to make the transition very fastand to satisfy (the reverse recovery charge). Then, we obtain (9) then will be the total dissipation during the hard switching transition. The reverse recovery charge is the minority charge stored in the body diode of that needs to be flushed out [4] , when the forward conducting current flowing through the diode stops. The value of is related to the amplitude of the initial conducting current, the speed at which this current decreases as well as the technology in which the DMOS transistor is implemented. 2) Soft switching (SSw). The switching dynamic changes when is flowing into the power stage at the transition time, as shown in Fig. 3 . In this case when is turned off at immediately begins to charge and begins to rise. If is sufficiently large to satisfy (10) where when both and are off, the switching transition will finish within the dead time at before is turned on at . No V-I overlap in the active devices exists and thus . 3) Partial soft switching (PSSw). Same as in the case of lossless soft switching, is flowing into the power stage at the transition time, as shown in Fig. 4 . When turns off, also immediately begins to charge , thus . However, if the value of is too low to satisfy (10) , cannot be charged to within . is turned on to finish the rest of the transition with loss expressed as (11) where represents the ratio of the remaining transition that has to be finished by the active power switches and is approximated here as (12) To summarize the combined for the above three switching transition scenarios, we define the inductor current in the direction of flowing out of the power stage to be positive, yielding (13) , shown at the bottom of the page. As for the high-to-low transition, now equals , which will be always flowing out of the power stage for positive . This is a lossless soft switching transition when is satisfied, which is typically the case.
Considering the complete switching cycle with a positive as shown in Fig. 5 , a higher amplitude than results in bidirectional and consequently both switching transitions are soft switching [ Fig. 5(a) ], with partial soft switching for the lowto-high transition still possible. On the other hand, a lower amplitude than results in unidirectional , which means the low-to-high transition is hard switching [ Fig. 5(b) ].
C. Verification of Loss Analysis
With analytical expressions for each of the dissipation sources listed in Table I as in (2), (6), (7), and (13), a comparison can be made between transistor-level power dissipation simulation and the analytical model. For the verification, we only consider the power loss of the transistors, i.e., and of the power inductor will not be considered yet. Table II shows [8] which have been used in both simulation and analytical models, while Table III lists the main parameters associated with the power DMOSFETs used in the analytical model. Fig. 6 shows the comparison between the transistor-level simulation results and the analytical model, with two different settings. For the simulations each is set at a constant DC output current. The analytical model predicts the dissipation of the power switches well across the three different switching scenarios, with varied for getting to different such that all three scenarios are covered. The main discrepancy between the analytical model and the simulation lies in the PSSw region. This is due to the nonlinear , which makes the remaining voltage and charge ratio F in (12) not precise.
When comparing Fig. 6(a) and (b), we can observe that there exists a minimum power dissipation for each case, with different optimal corresponding to them. This further motivates us to investigate when is optimal and how to get to it, as will be discussed in the next section.
(13) 
III. EFFICIENCY IMPROVEMENT WITH SWITCHING FREQUENCY REGULATION

A. Dissipation Sources Versus Switching Frequency
Using the analytical loss model developed in Section II, the total dissipation and each of its contributing sources can be analyzed under different load conditions with varying . To identify the contributions, we first exclude the magnetic core loss of the output inductor, setting . The core loss is highly dependent on the type and size of the chosen inductor, and its effect will be added separately in the next section. Fig. 7 shows the contributing dissipation sources for a low output power ( 100 mA, ). As we can see from Fig. 7 , because is the dominating loss at low can be significantly decreased with increasing . This trend continues until the gate driver loss becomes comparable with that of and counteracts the decreasing . Consequently flattens out for higher . Further increasing across the SSw boundary causes to rise significantly due to the high . With the output power increased to a medium level as shown in Fig. 8 ( 400 mA, ), the same trend can be seen with decreasing together with for increased . The SSw boundary is shifted to a lower here because the necessary to achieve SSw has increased due to the higher . Also because of this lower for achieving SSw, is insignificant compared to the other losses and the immediate increase in becomes the main dissipation source at higher . As can also be seen in Fig. 8 , minimum is at a frequency slightly higher than the SSw boundary. This is because the decrease in has a stronger effect than the increase in in the PSSw region. Yet the decrease is insignificant, considering the constant that constitutes the larger part of . In general, the minimum in the dissipation curve (assuming negligible ) is reached for . Since this latter term is very sensitive to in the PSSw region, this explains why the minimum dissipation is very close to the soft switching boundary, which was already observed in Fig. 6 .
When the output power further increases as shown in Fig. 9 ( mA, ), SSw cannot be achieved within the range. Also, due to the high increase significantly with increasing . This makes the contribution not important and thus increasing is not beneficial. In this case the class-D amplifier should operate with the lowest possible . The analysis made above can be summarized into two points. First, when soft switching is possible, increasing till the SSw boundary is beneficial to lower and in turn . Dissipation at that frequency is close to minimal. Second, when SSw cannot be realized, minimum is achieved at the lowest , where is the lowest. Based on these two points, achieving minimum dissipation across the full output power range means the class-D switching transitions should be at the SSw boundary whenever possible. With SSw conditions highly dependent on both and , and influenced by numerous factors (e.g., variation in the 0.05-0.95 duty cycle range), an intelligent way to regulate to the SSw boundary is required.
B. Output Inductor Loss Considerations
In the analysis made above, only the power loss from the output power transistors was considered. Yet the magnetic core loss of the output inductor can also be significant, especially when the inductor has to be compact. We take a Coilcraft MSS1278T 100 H power inductor [17] as an example here ( 3.12 A for 10% drop in L value, 12 mm 12 mm 7.8 mm in volume). Based on power loss data from [18] , inductor core loss is considered by adding f 100 kHz to . Fig. 10 shows the power dissipation versus trend for the same load condition as in Fig. 8 ( 400 mA, ). Compared with Fig. 8 , takes up a higher portion of the total loss. Even though total dissipation has practically doubled by including core loss, minimum dissipation is achieved at only a slightly higher . Therefore it can be concluded that operation on the SSw boundary leads to dissipation very close to minimum. This is the basis of the proposed frequency regulation technique.
C. Switching Frequency Regulation
To achieve minimum dissipation the amplifier has to be kept at the soft switching boundary, but as explained in Section II, this point depends heavily on circuit parameters and operating point. However, the level at the rising edges of can be used to indicate if the amplifier is soft switching. The working principle is shown in Fig. 11 . Fig. 11(a) shows the SSw waveforms, with larger than necessary (excessive ) for eliminating . Both transitions finish within the dead time and are already at the other supply rail when turns on. This means (and consequently ) could be smaller by increasing . On the other hand, for the PSSw case shown in Fig. 11(b) , is too small to charge during , and the remaining rising transition is accomplished by .
is not yet at when turns on, indicating the existence of and should decrease. Based on this analysis, the optimal-efficiency adaptation is as follows: 1) When during both transitions reaches the supply rail before the corresponding rising edge, should increase 2) When for either transition, or rises before reaches the supply rail, should decrease. By adapting such that either one of the switching is at the SSw boundary while the other is fully lossless, minimization of both and is achieved. By further setting a lower limit, the system naturally shifts to hard switching at high power, with minimized .
IV. CIRCUIT IMPLEMENTATION
A. Overall Topology
The implementation of the amplifier is shown in Fig. 12 . In this realization, the amplifier is based on a first-order hysteretic self-oscillating loop [20] , [21] . Alternative implementations can also use carrier-based topologies [1] , by changing of the triangle carrier, either continuously or through a frequency plan to control the spectral content. is controlled by the hysteretic window voltage . The power output stage works with 80 V , an on-chip regulated 3.3 V driver supply and has a 2-step level shifter that can handle supply bounce higher than the internal supply [8] .
B. Switching Frequency Regulation Loop
The implemented regulation loop together with circuit design parameters are shown in Fig. 13 . The combined oneshot pulse and charge pump/loop filter generates a constant-step of 30 mV for controlling , regardless of the timing difference and between and . Subsequently, since is inversely proportional to , the 30 mV controls a . With the differential range -set between 1.08 V and 2.7 V in this design, can change to from its previous value in each switching cycle. When the amplifier is far away from the soft-switching boundary, the loop will regulate the switching frequency in the direction of minimizing and . When the regulation loop reaches steady state, the output stage operates at borderline SSw/PSSw and the loop will oscillate between SSw and PSSw on a cycle by cycle basis. Since alternates only 1%-3% when reaching steady state, it can easily be concluded from Figs. 7-9 that the switching frequency remains very close to optimal.
When regulating toward steady state, the regulation loop is conceptually similar to a sigma-delta loop where the level detector can be regarded as the quantizer and the CP/LF as a first-order loop filter. Circuit simulations with large output current steps have been performed to verify that the regulation loop step response is indeed stable.
Regarding the tracking speed of the regulation loop, maximum . For a sinusoidal with amplitude -this means that . For a sinusoidal input signal with , two regulating cycles are required, as shown in Fig. 14 , resulting in -. With the chosen circuit design parameters the maximum tracking ability is set at around 600 Hz, but can be changed to facilitate other tracking speeds. Fig. 15 shows the level detection circuit. At the beginning of a transition, when is far (up to 80 V) from the supply rail, shield the clamps from . When is close to the supply rail, are in the linear region, such that can detect if is close (less than a ) to the supply rail. Control signals are generated in the output stage with their rising edges time shifted compared to such that they only activate for half the switching cycle to prevent cross current flow from the supply. For proper control of and are referred to PGND and respectively with additional level shifter circuits. level shifts to logic levels referred to . level shift in 2 steps to deal with the large ( V) on-chip PGND bounce. Fig. 16 shows the UP/DN decision logic. The status is sampled at the rising edge of for switching noise immunity. The 1 shot for an increase is activated if both transitions are finished in time while the 1 shot for an decrease is activated if either transition is not. Fig. 17 shows the charge pump/loop filter for generation. Since is at the signal frequency (when increases in either direction), generation is fully differential for minimal second-order distortion. For a wide tuning range, must be able to operate near the supply rails. To facilitate this, complementary buffers (M1 and M2) are used to measure the common-mode voltage of and . Corresponding replica buffers (M3 and M4) are applied to the common-mode reference voltage .
C. Circuits
V. MEASUREMENT RESULTS
The amplifier is implemented in a 0.14 m SOI-based BCD process. The chip photograph is shown in Fig. 18 , with the die measuring 3.4 mm 2.5 mm. In the layout, the power stage and the control blocks are separated to avoid the high switching noise associated with the power stage [8] to interfere with the signal path. For chip packaging, the same design considerations apply, with the noisy power stage pins ( , PGND, , gate driver ) placed at one side of the packaged chip and the pins for the control blocks at the other side. For the PCB, current switching loops [1] are separated from the signal path, to minimize noise coupling to the signal.
For power efficiency measurements, a series-connected is used to model the piezo-actuator [7] . Because this load is mostly capacitive at , most of the power processed by the amplifier i.e., (VA), will not be delivered to the load. Therefore we observe the dissipation for showing the effectiveness of the regulation. The dissipation gives insight into how good the power amplifier is in handling the output current/voltage without dissipating too much itself. includes all dissipation: power stage, inductor and control circuits. Fig. 19 shows the measured dissipation of the amplifier for a 500 Hz sine wave for three fixed settings and one with -regulation enabled at 80 V . The inductor is a Murata 1410478C 100 H inductor with 7.8 A saturation current. The control blocks use an external 12 V and the power stage uses an external 80 V . Current drawn from both and supplies are included in
. Fig. 19 clearly shows that the amplifier can adjust its for lowest dissipation across the whole output power range. Idle power consumption is 360 mW while for the two lower cases it is 440 and 690 mW, achieving a reduction of 18% and 48%. At the highest output power, the amplifier dissipates 3.66 W with adaptive enabled, while for the two higher cases it dissipates 4.5 and 5.33 W, equivalent to a dissipation reduction of 19% and 31% respectively.
at 80 V with the load is displayed in Fig. 20 , which is below 1.3% for up to 45 VA output power. In addition, is also shown in Fig. 21 with 60 V where the trend is much clearer. The trend for the performance can be explained as follows. 1) At low output power, i.e., modulation depth is inversely proportional to (see Appendix A). When adaptive is enabled, is regulated to the highest possible value, thus resulting in the largest . 2) When output power is increased, the ripple will constitute a smaller part of the load current. And since the output node is charged by and discharged by , the switching waveform becomes increasingly asymmetric at higher output powers [22] until it enters hard switching, where the full dead time shows up as distortion. For fixed low switching frequencies the ripple is high, so the distortion increase happens at larger output powers. For the regulated case, the amplifier is kept borderline soft switching, always producing higher distortion. is that the relative distortion introduced by the power switches' turn-on delay for HSw transitions [23] is proportional to , while the loop gain for suppressing this error is also proportional to [24] . It remains unclear why the regulated case has higher distortion than the fixed frequency cases. For applications that require lower distortion, a higher order feedback loop can be used, either for hysteretic feedback [25] or fixed carrier [26] , [27] topologies. A comparison with other high-voltage, high-power class-D designs is shown in Table IV . For comparison, efficiency with a non-capacitive load (12 resistor) is measured. The usage of a 12 resistor, which has an impedance comparable to a 23 F capacitor at 500 Hz signal frequency, is mainly due to the maximum output current capability of the amplifier. In addition, for the capacitive load case we list an "efficiency" defined as to show how efficient the amplifier is when handling the reactive power. The -regulation technique enables this design to achieve best-inclass peak efficiency while significantly outperforming the other amplifiers at lower output powers.
VI. CONCLUSION
For high-voltage class-D amplifiers, different dominating power loss mechanisms exist with changing output power level. Simultaneous reduction of the inductor ripple current induced loss and the switching-induced loss across the full output power range can be achieved with an optimal-efficiency-tracking switching frequency regulation loop. This is realized by detecting the output switching node voltage level at the turn-on transition of the power switches. The designed amplifier offers the high peak efficiency of existing class-D designs, keeping heat sinks small, while offering significant energy savings at lower, much more prevalent, output powers. Fig. 11(a) ], the inductor current at the moment of a low-to-high transition is while at the moment of a high-to-low transition it is . Suppose the parasitic capacitance at is linear, then the low-to-high transition time and the high-to-low transition item can be expressed as (A1) (A2) Due to this unsymmetrical and , the output has an error voltage compared to the ideal case as shown in Fig. 22 Within one switching cycle , the error voltage caused by and can be expressed as
Combing (A1)-(A4) and assuming , the final error voltage then will be (A5)
By further inserting the expression from (1), we obtain (A6)
As we can see from (A6), is proportional to for the open-loop power stage output. Considering that an ideal 1st-order hysteretic-feedback based loop has a loop gain proportional to [24] , the final closed-loop output error will be proportional to for low output power.
